Parallel concatenated block codes constructed by convolutional interleavers

Sina Vafi

doi:10.1109/ACCESS.2021.3065236

Parallel concatenated block codes constructed by convolutional interleavers

Sina Vafi

Research output: Contribution to journal › Article › peer-review

3 Citations (Scopus)

119 Downloads (Pure)

Abstract

This paper presents the application of convolutional interleavers for constructing high performance parallel concatenated block (PCB) codes. The utilized interleaver is operated as a block interleaver, when the number of stuff bits is applied at the first and end parts of the interleaving. A modification is conducted to reduce the number of stuff bits and ensure that every block of the interleaved data has at least one stuff bit. Conducted simulations confirm that with the similar code length and rate, the newly proposed codes have close or better performance than other well-known codes recommended for the global telecommunications standards.

Original language	English
Article number	9374467
Pages (from-to)	41218-41226
Number of pages	9
Journal	IEEE Access
Volume	9
DOIs	https://doi.org/10.1109/ACCESS.2021.3065236
Publication status	Published - 10 Mar 2021

Bibliographical note

Funding Information:
This work was supported by the Charles Darwin University.

Publisher Copyright:
© 2013 IEEE.

Copyright:
Copyright 2021 Elsevier B.V., All rights reserved.

Access to Document

10.1109/ACCESS.2021.3065236

36395798-oaFinal published version, 4.72 MBLicence: CC BY

Cite this

@article{86c6651c4c01424b9156724fb7b51aa4,

title = "Parallel concatenated block codes constructed by convolutional interleavers",

abstract = "This paper presents the application of convolutional interleavers for constructing high performance parallel concatenated block (PCB) codes. The utilized interleaver is operated as a block interleaver, when the number of stuff bits is applied at the first and end parts of the interleaving. A modification is conducted to reduce the number of stuff bits and ensure that every block of the interleaved data has at least one stuff bit. Conducted simulations confirm that with the similar code length and rate, the newly proposed codes have close or better performance than other well-known codes recommended for the global telecommunications standards.",

keywords = "convolutional interleavers, cyclic codes, low-density parity-check (LDPC) codes, Parallel concatenated block codes, upper bound of probability of error",

author = "Sina Vafi",

year = "2021",

month = mar,

day = "10",

doi = "10.1109/ACCESS.2021.3065236",

language = "English",

volume = "9",

pages = "41218--41226",

journal = "IEEE Access",

issn = "2169-3536",

publisher = "IEEE, Institute of Electrical and Electronics Engineers",

}

TY - JOUR

T1 - Parallel concatenated block codes constructed by convolutional interleavers

AU - Vafi, Sina

PY - 2021/3/10

Y1 - 2021/3/10

N2 - This paper presents the application of convolutional interleavers for constructing high performance parallel concatenated block (PCB) codes. The utilized interleaver is operated as a block interleaver, when the number of stuff bits is applied at the first and end parts of the interleaving. A modification is conducted to reduce the number of stuff bits and ensure that every block of the interleaved data has at least one stuff bit. Conducted simulations confirm that with the similar code length and rate, the newly proposed codes have close or better performance than other well-known codes recommended for the global telecommunications standards.

AB - This paper presents the application of convolutional interleavers for constructing high performance parallel concatenated block (PCB) codes. The utilized interleaver is operated as a block interleaver, when the number of stuff bits is applied at the first and end parts of the interleaving. A modification is conducted to reduce the number of stuff bits and ensure that every block of the interleaved data has at least one stuff bit. Conducted simulations confirm that with the similar code length and rate, the newly proposed codes have close or better performance than other well-known codes recommended for the global telecommunications standards.

KW - convolutional interleavers

KW - cyclic codes

KW - low-density parity-check (LDPC) codes

KW - Parallel concatenated block codes

KW - upper bound of probability of error

UR - http://www.scopus.com/inward/record.url?scp=85102640910&partnerID=8YFLogxK

U2 - 10.1109/ACCESS.2021.3065236

DO - 10.1109/ACCESS.2021.3065236

M3 - Article

AN - SCOPUS:85102640910

SN - 2169-3536

VL - 9

SP - 41218

EP - 41226

JO - IEEE Access

JF - IEEE Access

M1 - 9374467

ER -

Parallel concatenated block codes constructed by convolutional interleavers

Abstract

Bibliographical note

Access to Document

Other files and links

Fingerprint

Cite this